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Abstract Today’s analog/RF design and veriﬁcation face signiﬁcant challenges due to cir-
cuit complexity, process variations and short market windows. In particular, the inﬂuence of
technology parameters on circuits, and the issues related to noise modeling and veriﬁcation
still remain a priority for many applications. Noise could be due to unwanted interaction
between the circuit elements or it could be inherited from the circuit elements. In addition,
manufacturing disparity inﬂuence the characteristic behavior of the manufactured circuits.
In this paper, we propose a methodology for modeling and veriﬁcation of analog/RF de-
signs in the presence of noise and process variations. Our approach is based on modeling
the designs using stochastic differential equations (SDE) that will allow us to incorporate
the statistical nature of noise. We also integrate the device variation due to 0.18¹m fabrica-
tion process in an SDE based simulation framework for monitoring properties of interest in
order to quickly detect errors. Our approach is illustrated on nonlinear Tunnel-Diode and a
Colpitts oscillator circuits.
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1 Introduction
In recent years, advanced CMOS fabrication technology has allowed designers to develop
smaller, faster, low power analog/RF/digital designs in a single chip, known as systems-on-
a-chip (SoCs). Their goal is to address the need for higher performance and functionality
in applications such as multimedia, wireless, telecommunications, etc. However, this com-
plex integration among various blocks has brought in additional challenges to the design
and veriﬁcation process due to nonlinear dynamics of analog/RF designs and the inﬂuence
of process variation on device parameters. For instance, in the case of communication and
signal processing designs, high operating frequencies, process variations and environment
constraints has made the design susceptible to noise, thereby making the veriﬁcation unman-
ageable at the circuit level. At high frequencies, thermal noise is mainly due to the resistance
of the channel and the terminal. However, when modeling thermal noise, usually we con-
sider the effect of channel resistance as main dominant source [24]. In general, the sources
of noise could be due to unwanted interaction between the circuit elements (e.g., cross-talk
noise) or it could be inherited from the circuit elements (e.g., thermal, shot and ﬂicker) [26].
However, by proper layout and shielding techniques, the effect of interference noise can be
nulliﬁed for a circuit [6]. On the other hand, the inheritance noise can be reduced and cannot
be eliminated completely, thereby presenting a practical limit on the performance of electri-
cal circuits and systems [6]. For example, in a RF front-end receiver the noise performance
is determined mainly by the interaction between Low Noise Ampliﬁer (LNA), Mixer and
Local Oscillator (LO) and also the noise due to each of those individual circuits.
In addition to noise, the fabrication steps such as Local Oxidation, Photolithography,
Ion Implantation, and Etching have created a disparity on the device/circuit parameters
across the same die/wafer, thereby inﬂuencing the quality and yield of the manufactured cir-
cuits [5]. The sources of variations can be classiﬁed as interdie and intradie variations [17].
While, interdie variation assumes the device/circuit parameter discrepancies to be the same
across die-to-die or lot-to-lot or wafer-to-wafer, it has little inﬂuence on the behavior of
analog/RF circuits [17]. However, intradie variation attributes to the manipulation of de-
vice/circuit parameters due to process variation across a single die/wafer [17]. In this case,
the devices in the same circuits might have different variations, thereby posing a serious
threat on circuit performance and functionality.
Things get even more challenging when moving into deep-submicron process design.
For instance, the effect of ultrathin oxide layer (1.5nm or less) will make the MOS transistor
susceptible to tunneling currents, thereby altering the characteristics of the ﬂicker noise.
For thermal noise, due to shrinking technology and manufacturing disparities, carriers can
gain enough kinetic energy to move from the silicon substrate to the gate dielectric, thereby
altering the device characteristics [31]. The use of deep-submicron processes that give rise
to an exponential increase in the number of devices in a design, thereby, creating a need
for accurate modeling that could capture the complex noise dynamics of analog/RF/digital
interfaces at the component and behavioral levels for a full chip veriﬁcation.
To fully understand the inﬂuence of noise and process variation on the overall perfor-
manceoftheanalog/RFdesignandmeetthespeciﬁcation,itisnecessarytomodelandverify
all behavior aspects involved in the design. For a given technology, circuit simulators use
statistical modeling to study the effect of intradie process variation and noise on analog/RF
circuit performance [12]. In recent years, many researchers have worked around the prob-
lem of expensive simulation run-times by modeling the analog/RF designs at higher level
of abstraction. However, with different types of noise sources (thermal, shot and ﬂicker),
the challenge faced by the designers is to choose the appropriate type of noise model and3
integrate process variations in the veriﬁcation environment without compromising on simu-
lation run-times and accuracy.
The ﬁrst step is to ﬁnd an adequate model for analog/RF designs with noise. Current
circuit simulators for statistical analysis of noise involve studying the power spectral den-
sity of the circuit. However, for complex circuits, this kind of frequency domain approach
can suffer from memory space problem because of increase in the number of higher-order
harmonics. Moreover, the usual statistical analysis of stochastic processes does not allow
designers to describe the random behavior of a system in time domain. A time-invariant
design that operates under small-signal conditions requires a ﬁxed operating point. As a
consequence, these kind of models are only applicable for linear systems or a class of non-
linear circuits for which the operating points can be assumed to be stable. However, when
the periodic input signal is large, the operating points vary due to nonlinearity, accurate re-
sults are only achieved through transient simulation. Due to the statistical behavior of the
noise, we are interested in ﬁnding a statistical solution rather than a detailed response of
the system, therefore we propose to use stochastic differential equations (SDE) [4] as an
analog/RF noise model allowing designers to capture the statistical properties of the design
in continuous-time. However, the challenge is to incorporate veriﬁcation techniques that are
suited for SDE based modeling.
Veriﬁcation based on Monte-carlo methods [21] are commonly used to analyze random
systems. But, the method is inefﬁcient because it lacks a structure that could characterize the
drift and diffusion coefﬁcients in SDEs. Moreover, it inherits the coverage limitation draw-
backs from standard simulation methods. Alternatively, in recent years, formal and semi-
formal methods have been advocated by many research groups and industries for analog
and mixed signal veriﬁcation [18]. In particular, monitoring techniques based on assertions
have been shown to be effective in detecting violation of the design speciﬁcation thereby
avoiding exhaustive checking inherited by traditional circuit simulation and formal meth-
ods.
In this paper, we take this veriﬁcation process a step further, by investigating the use-
fulness of monitors for analog/RF designs, especially in the presence of noise and process
variation. First, we model the analog/RF circuit as an ODE and incorporate stochastic pro-
cess for the circuit elements in order to get the SDE. We then use the Euler-Maruyama
method [22] to get the ﬁrst-order numerical approximation of SDEs in order to study the
statistical behavior of noise. We propose an assertion based veriﬁcation methodology that
can handle 0.18¹m process variation and environment constaints for monitoring noise in an
MATLAB environment. Our approach is illustrated on a nonlinear Tunnel-Diode oscillator
and a Colpitts oscillator circuits in order to study the behavior in the presence of noise and
process variation.
The rest of the paper is organized as follows: In Section 2, we review the state-of-the-art
in noise modeling and veriﬁcation of analog/RF designs. In Section 3.2, we discuss about
the inﬂuence of process variation on passive and active components for 0.18¹m technology.
In Section 3, we outline the theory of stochastic differential equations (SDE) and introduce
the proposed methodology for monitoring noise in analog/RF designs. Applications with
experimental results are illustrated in Section 4, followed by conclusion and future work
discussions in Section 5.4
2 Related Work
In general, noise modeling and simulation are done either using harmonic balance frequency
domain techniques [21] or monte-carlo based time domain techniques. The former suffers
from memory space problems, while the monte-carlo based full-chip simulation technique
is unmanageable at circuit level. But in recent years, several advances have been made in the
area of noise modeling and veriﬁcation of analog/RF circuits based on SDEs. For instance,
in [19] the author performs an SDE based phase noise simulation in time domain using
the circuit simulator fREEDA [9]. Though the phase noise is accurately predicted for a
fairly large frequency range, their technique cannot detect undesired behavior or violation.
Similar work was conducted in [28], where second-order SDEs are used to simulate the
phase noise in a submicron CMOS LC oscillator. In contrast, since we use higher level of
abstraction for the SDE models, our proposed methodology can be scaled for larger designs.
A behavioral approximation of SDEs based on Euler-Maruyama method for an RL circuit
is outlined by the author in [8] and the model is numerically simulated for analysis. A
different analysis using model order reduction technique is introduced in [23] for noise
modeling of linear time invariant systems (LTI) and simulated using MATLAB [16], but the
model proves to be insufﬁcient for time varying systems. A complete simulation based SDE
noise analysis of a mixer is performed by the authors in [7] for calculating the optimum
value of noise ﬁgure and conversion gain. The method provides an effective and accurate
simulation result that could be incorporated into the transient analysis of circuit simulators,
but suffers from expensive run-times. In summary, the above work emphasize the use of
SDEs for noise modeling, but fail to extend them for developing veriﬁcation methodologies.
In contrast, we propose an assertion based veriﬁcation technique that incorporates 0.18¹m
process variations, for monitoring noise in an analog/RF circuit.
Usually, in circuit simulators such as SPICE, process variation can be evaluated using
Worst Case or Monte-Carlo methods [3]. The former provides a fast simulation technique
for a single device performance (e.g., speed, power, area). However, the method takes a pes-
simistic approach for parameter correlations and distribution due to process variation, thus
forcing the designers to rely on their experience and intuition in order to achieve accurate
results. This may require modiﬁcation of worst case limits during analysis, thereby increas-
ing the design efforts and costs. On the other hand, MonteCarlo method takes into account a
predeﬁned distribution (usually normal distribution) of the device parameter due to process
variation. In addition, statistical based simulation for yield analysis and yield optimization
for analog/RF circuits have been advocated by many research groups based on worst case
ﬁles and e-test data [14]. The former is appropriate for predicting the variability of a process
early in its life cycle, while the latter would better track a maturing process. In summary,
all the above methods involve the use of device parameter variation for a particular process
at circuit level of abstraction, thereby making the full-chip veriﬁcation process unmanage-
able at lower level of abstraction. In contrast, we propose to integrate the process variation
device parameters with the veriﬁcation environment for monitoring noise at higher level of
abstraction.
On the veriﬁcation side, semi-formal methodologies have been presented by many re-
searchers for analog and mixed signal (AMS) designs. The most prominent is the work
presented in [20], where the authors proposed a PSL (Property Speciﬁcation Language [1])
based ofﬂine methodology for monitoring the simulation of continuous signals. An approach
using assertion based veriﬁcation technique is also introduced in [10]. The authors use sys-
tems of recurrence equation (SRE) for modeling and ofﬂine based monitoring method for
veriﬁcation of analog and mixed signal systems. In contrast to ofﬂine based veriﬁcation, the5
authors in [11] propose an online monitoring technique but, their method cannot support
mixed system behavior and any practical property speciﬁcation language. More recently
in [32] the authors have used SREs to express PSL properties for AMS design. They present
a tool, named C-SRE, which simulates AMS designs modeled with SREs, reads PSL prop-
erties and realizes the online monitoring.
Although there are several papers that target noise modeling and veriﬁcation separately
for analog/RF designs, none of them provides a common platform that could study the ef-
fect of noise and process variation for monitoring property of interest. In this paper, we
propose, to the best of our knowledge, the ﬁrst uniﬁed methodology to model the noise of
an analog/RF circuit based on stochastic differential equation (SDE) and integrate 0.18¹m
process variation in an assertion based veriﬁcation environment.
3 Methodology
In this paper, we propose a methodology for modeling and veriﬁcation of analog/RF designs
in the presence of noise and process variations as shown in Figure 1. Thereafter, given an
analog/RF design described as a system of ODEs, the idea is to include a stochastic process
that describes the noise behavior. Due to the statistical behavior of the noise, we propose
to use stochastic differential equations (SDE) [4] as an analog/RF noise model in order
to capture the statistical properties of the design in continuous-time. Since there are no
functions/procedures that can automatically incorporate stochastic processes, we manually
generate the SDEs.
Equation
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Fig. 1: SDE based Run-Time V eriﬁcation
Unfortunately , SDEs cannot be solved using traditional mathematics because the Wiener
process is non-differentiable, instead we need special techniques such as Itµ o[4]andStratonovich
calculus [4]. However, there is not always a closed form solution for SDEs, hence re-
searchers have looked for solving them numerically. The methods based on numerical anal-6
ysis are reported in [22], which involve discrete time approximation in a ﬁnite time interval
over the sample paths. Neglecting the errors due to numerical approximation, the simplest
time discretization approach is based on Euler-Maruyama approximation [22] which we
adopt in this paper.
Based on the process variation, the technology vendors create a library of devices with
different process corners such as slow, nominal and fast [31]. Each process corner charac-
terizes the device in terms of power consumption, speed, area, etc., thereby allowing the
designers to choose from a range of devices based on the application and design require-
ments. Based on the type of process, from the technology library various design parameters
in the circuit are calculated for different process corners. These values are passed on as
design parameters during simulation.
For environment constraints, this may include the amplitude of the noise, initial condi-
tions of the circuit current and voltages. The environment constraints are passed as a pa-
rameter to the design under veriﬁcation during simulation. The numerical approximation of
the design, along with the properties to be monitored, and the environment constraints are
coded and simulated in MATLAB [16]. The analog/RF design is simulated within the given
environmental constraints and process variation.
An assertion is a piece of code that evaluates the outputs of the simulator and checks
whether the property satisﬁes the design speciﬁcation. If the property is satisﬁed, the mon-
itor reports the satisfaction. Otherwise, the monitor can terminate the simulation using exit
commands at the cycle when the violation occurs. The monitor could be as simple as observ-
ing a current or voltage, or could be more complicated, taking several signals, processing
and then comparing them against the expected results. The monitors could be constructed so
that signals could be observed in an online or ofﬂine fashion. While the online monitoring is
more practical when simpler properties are needed to be veriﬁed and violations are identiﬁed
as soon as they occur, ofﬂine monitors allow the veriﬁcation of more complex properties but
require the gathering of simulation results which can cost a lot of memory resources. In this
paper, we extend the idea of monitoring analog and mixed signal to the next level by devel-
oping assertions for monitoring noise in analog/RF designs. In the proposed methodology
the monitors are simple ﬁnite state machines (FSM) constructed using MATLAB constructs.
3.1 Stochastic Differential Equation
An SDE is an ordinary differential equation (ODE) with stochastic process [4]. Given the
probability space !, a stochastic process with state space E is a collection fXt; t ² Tg of
random variables Xt that take values in E for the parameter set T. If T is countable, then the
stochastic process is discrete else continuous. Due to statistical properties, a stochastic pro-
cess can be used to deﬁne the randomness in an SDE, thus allowing designers to model the
noise behavior of any continuous system. Noise in SDEs is incorporated as an uncorrelated
white gaussian noise which can be thought of as the derivative of Brownian motion (or the
Wiener process) [4].
Example. Consider the RL circuit as shown in Figure 2. The ODE describing the behavior
of the RL circuit is given by
L
dI
dt
+ RI(t) = Vin(t); I(0) = I0 (1)
where the resistance R and the inductance L are design parameters and Vin(t) denotes the
input source at any time t. Assuming white noise process at the input voltage source and at7
the resistor, we obtain the following
L
dI
dt
+ (R + ®»1(t))I(t) = Vin(t) + ¯»2(t) (2)
where »1(t) and »2(t) are two independent white noise processes, and ® and ¯ describe the
amplitude of the noise. Considering dW1(t) and dW2(t) two uncorrelated Wiener processes
representing »1 and »2, respectively, then Equation (2) can be written as:
L
dI
dt
+
¡
R + ®
dW2(t)
dt
)I(t
¢
= Vin(t) + ¯
dW1(t)
dt
(3)
Rearranging Equation (3), we have the corresponding SDE:
dI(t) =
1
L
¡
Vin(t) ¡ RI(t) ¡ ®dW2(t)I(t) + ¯dW1(t)
¢
(4)
Consider an Itµ o SDE in differential form
dXt = a(Xt)dt + b(Xt)dWt (5)
where a and b are some functions of time and Wt is a Wiener process. Based on Euler
approximation, Equation (5) can be written as:
Xn+1 = Xn + a(Xn)¢n + b(Xn)¢n¢Wn (6)
where for time step ¿,
¢n = ¿n+1 ¡ ¿n; ¢W¿n = W¿n+1 ¡ W¿n (7)
for n=0,1,2:::::N-1 with initial value X0 = x0; and for maximum N simulation steps.
Vin+»2(t)
R+»1(t)
L
I
VL
Fig. 2: Series RL Circuit [8].
The recursive method described by Equations (6) and (7) gives only an approximate solution
and it is important to note that the solution is close to the Itµ o process [22]. The amount of de-
viation of the numerical solution is deﬁned by the absolute error which satisﬁes the conver-
gence properties. More accurate numerical methods such as Milstein, Taylor, Runge-Kutta
that have strong and weak convergence are available in [4] for the numerical simulation of
the analog/RF designs.8
3.2 Process Variation on Device Parameters
Typically, an IC manufacturing process involves a sequence of steps [30]. However, owing
to difﬁculties in controlling the fabrication process at different steps, the variation in device
parameter across the die/wafer is unavoidable. For older technologies the inﬂuence of pro-
cess variations on an on-chip device parameter is below 10% [31]. But, in modern CMOS
and BiCMOS technologies involving 0.18¹m, 90nm, 65nm, or 45nm, the on-chip variation
is more than 50% [31], mainly caused due to manufacturing uncertainty. Traditionally, the
effect of process variation on device parameters are analyzed at lower level of abstraction
using circuit simulation. Unfortunately, the occurrence of any bugs late in the design cycle
is unacceptable due to short time-to-market window. Hence, there is a growing need to in-
corporate technology parameters in the veriﬁcation environment much earlier in the design
cycle. However, the challenge would be to calculate and integrate those parameter variation
in the veriﬁcation environment.
In following, we discuss the inﬂuence of 0.18¹m process technology on device parame-
ters that will be adopted in the experiments of the applications part of the paper (Section 4).
However, the effect of process variation for other technologies can be extended easily.
Inﬂuence of 0.18¹m Process Variation on Resistor. Poly resistor that are built with poly
layer deposited over ﬁeld oxide is used widely to represent resistors in analog/RF designs
and its value depends on the sheet resistance (Rsh) associated with the poly layer. For a
given process the variations in poly resistance are mainly due to ﬂuctuation in ﬁlm thick-
ness, doping concentration, doping proﬁle and annealing conditions [17]. Usually, a 0.18¹m
CMOS process allows 10 to 15% variation in poly thickness which attributes to a similar
variation on poly sheet resistance Rsh. In addition, there is a 10 to 20% variation in Rsh due
to doping and ion implantation steps. By large, 0.18¹m CMOS allows 15 to 25% variation
in sheet resistance due to the deviation in poly thickness and doping concentration [31].
For instance, the sheet resistance Rsh for TSMC 0.18¹m process is 7.9­=square [29]. This
means that, for the slow, nominal and fast process corners, the variation in sheet resistance
Rsh would be 15%, 20% and 25% respectively. This allows us to use three different values
for the resistors in an analog/RF circuit.
Inﬂuence of 0.18¹m Process Variation on Capacitor. A typical MOS transistor can be
used as a capacitor when operating in the linear region, with the gate representing one plate
and drain/source with the channel forming the other plate. Apart from MOS capacitors,
current CMOS technology provides poly-to-poly capacitors, metal-to-metal capacitors and
junction capacitors. In this paper, we consider the effect of MOS capacitance in 0.18¹m
process, where the variation in MOS capacitance is mainly due to the variation in oxide
thickness and the channel doping concentration across the die/wafer. For a 0.18¹m process,
a §20% variation has to be taken for MOS capacitance which represents a deviation of
+20% for slow process corner and -20% for fast process corner with no changes in capaci-
tance value for nominal process corner. However, variation in metal-insulator-metal (MIM)
capacitor can be more than 20% [17]. For a given capacitor, a variation of §20% in the
capacitance value is used to represent a fast and slow process corners.
Inﬂuence of 0.18¹m Process Variation on MOS Transistor. A typical MOS transistor
can be classiﬁed as enhancement-n type or enhancement-p with positive or negative thresh-
old voltages respectively. For a given technology, the process variation in a MOS transistor
may cause a deviation in threshold voltage (Vt), length and width of the transistor (L and
W), oxide thickness (Tox) which results in the change in device characteristics across the
die/wafer. The deviation in threshold voltage Vt and transconductance parameter K is cal-9
culated as [25]:
¾(¢Vt) = AV T p
WL
¾(¢K
K ) = AK p
WL
(8)
In the applications we discuss in this paper, we consider the 0.18¹m process variation in
threshold voltage Vt and transconductance K. For instance, given an analog/RF circuit that
involve the use of MOS transistor, the variation in threshold voltage is calculated based
on equation( 8) and is passed as a slow, nominal and fast process corner parameter in the
veriﬁcation environment. Table 1 summarizes the technology parameters needed to calculate
Vt and K.
Table 1: CMOS 0.18¹m Process Variation [25]
Type AV T A¯
gm
IDS (VGS - VT)
[mV¹m] [%¹m] [ S
A] [V]
nMOS 5 1.04 2.08 0.96
pMOS 5.49 0.99 1.80 1.11
4 Applications
To illustrate the efﬁciency of the proposed methodology, we have applied it on several
benchmark circuits, including a tunnel diode oscillator [27] and a Colpitts oscillator [13].
4.1 Tunnel Diode Oscillator
The circuit diagram of a tunnel diode oscillator is shown in Figure 3. The tunnel diode
exploits a phenomenon called resonant tunneling due to its negative resistance characteristic
at very low forward bias voltages. This means that for some range of voltages, the current
decreases with increasing voltage. This characteristic makes the tunnel diode useful as an
oscillator. The ﬁrst step in noise analysis, is to identify and incorporate the sources of noise
as a stochastic process in the SDE.
V
R+»1 L+»2
C D
Fig. 3: Tunnel Diode Oscillator10
_ VC =
1
C
(¡Id(VC) + IRL)
_ IRL =
1
L
(¡VC1 ¡
1
G
IRL + V )
(9)
where Id(VC) describes the non-linear tunnel diode behavior given by Id(Vc) = V 3
c ¡1:5¤
V 2
c +0:6¤Vc. For simplicity, we assume three noise sources, contributed mainly by the input
voltage source V, the resistor R and the inductor L. We then derive the SDE model as
dVC =
1
C
(¡Id(VC) + IRL)dt + (dW2t + dW3t)
dIRL =
1
L
(¡VC ¡ RIRL + V )dt +
1
L
dW1t
(10)
Property Observations
In general, for tunnel diode oscillation, the kind of properties we are interested to verify are:
Is the system behavior the same for the set of initial condition? or For which set of parame-
ters values, the circuit oscillates or dies? The properties that we verify in this paper are the
oscillation and no oscillation for different 0.18¹m process corners shown in Table 2.
Table 2: Tunnel Diode Oscillator Parameters for Property 1
Parameter Slow Process Corner Nominal Process Corner Fast Process Corner
Sheet Resistance(Rsh)­=¤ 6.715 6.32 5.925
Resistance (R)­ 0.425 0.4 0.375
Inductor (L) H 1e-6 1e-6 1e-6
Capacitor (C) F 1200e-12 1000e-12 800e-12
V0 Volts 0.131 0.131 0.131
I0 Amps 0.04e-3 0.04e-3 0.04e-3
Property 1: We verify that for the set of parameters given in Table 2, there is no oscillatory
behavior. The behavior in question is stated as the bounded safety property, meaning for
no oscillation property to be satisﬁed, if for the given simulation time step a certain thresh-
old will not be reached then the property is violated thereby enabling a violation signal.
The implementation of the assertion as a ﬁnite state machine (FSM) for veriﬁcation of no
oscillation property is shown in Figure 4.
The FSM has ﬁve states namely, initialization; cycling; violation & cycling, error and
stop simulation. The maximum simulation time, Nmax, and inputs like initial voltage, cur-
rent and output violation are set in the initialization state. As soon as the simulation starts,
the FSM goes to the cycling state and remains until T < 3:8 ¤ 104 or T > 5:5 ¤ 104, where
the output voltage Vc(t) is just reported and not observed for any violation. This is because,
though the simulation is done from T = 0 to T = Nmax, the no oscillatory property is
veriﬁed for the bounded interval T > 3:8¤104 to T · 5:5¤104. As T becomes greater than
3:8 ¤ 104, the FSM goes into the violation & cycling state where the property is veriﬁed for
any violation, meaning if VC(t) < 0:6, the property is satisﬁed or else the violation signal
is asserted and the FSM enters into the error state where it remains there till T · Nmax,
and then goes to the stop simulation state. The results for the veriﬁcation of Property 1 is11
Error
T<= Nmax
T > Nmax
T > Nmax
V > 0.6 c 
Violation = 1
Violation
        &
Cycling
Stop
Simulation
V > 0.6 c 
V > 0.6 c 
           
Cycling
max
T > Nmax
Violation = 0
T>3.8*10
 
    or
T > 5.5*10
T <= 3.8*10
Violation = 0
T > 5.5*10
and
T <= 5.5*10
and
T <= N
 4
 4
 4
 4
 4
Initilization
max
Violation = 0
T = 0
N       = 10*10   4
Fig. 4: Property 1 FSM
Fig. 5: Property 1 Simulation Result12
shown in Figure 5. The results are obtained by simulating the numerical approximation of
the SDEs and the assertion using MATLAB. However, the more interesting question that has
to be answered is For the given set of initial conditions and bounded region, how does the
inﬂuence of noise and process variation affect the oscillatory behavior of the tunnel diode
oscillator? meaning will the tunnel diode oscillator which has been proved to be stable and
non oscillating produce the same stable result in the presence of noise?
We simulated the tunnel diode oscillator for three different process corners (slow, nomi-
nal and fast) as shown in Figure 5. The noise is modeled and simulated as a Wiener process
as shown in the Figure 5 (a). From the simulation results, Figure 5 (b) and (c), we note
that for the given set of parameters, the property is satisﬁed for slow and nominal process
corners. However, for the fast process corner and T > 3:8 ¤ 104 (Figure 5 (d)) the output
has a stable oscillation, thereby detecting a violation. The additive noise W2 and W3 along
with the changes in resistor and capacitor due to process variation in the voltage equation
Vc(t) causes the tunnel diode oscillator circuit to move to negative resistance region, thereby
creating oscillation.
In summary, for the given set of initial conditions and device parameters, though the
authors in [27] have veriﬁed the no oscillation property in the absence of noise and process
variation, we demonstrated that the property fail with noise and process variation.
Property 2: We verify that for the set of parameters and initial conditions given in Table 3,
the tunnel diode produces a stable oscillation. The oscillation property can be understood
as within the time interval [0, T] on every computation path, whenever the Vc amplitude
will reach [0.9v, 1.0v], it will reach this value again until the simulation stops. The proposed
monitoring technique based on if-then-else makes it difﬁcult to detect oscillation, but can
detect failure to oscillate. For oscillation, the values in the current cycle may or may not be
the same with the previous cycle, thus making it difﬁcult to detect. We show that within a
bounded region, we prove whether the oscillation dies in the presence of noise, meaning,
no oscillatory behavior, even though in the noiseless model it was proved to oscillate [27].
The implementation of the assertion as an FSM for verifying the absence of oscillation is
shown in Figure 6. The details follow exactly like in Property 1 except that the bounded
Table 3: Tunnel Diode Oscillator Parameters for Property 2
Parameter Slow Process Corner Nominal Process Corner Fast Process Corner
Sheet Resistance(Rsh)­=¤ 6.715 6.32 5.925
Resistance (R)­ 0.17 0.16 0.15
Inductor (L) H 1e-6 1e-6 1e-6
Capacitor (C) F 1200e-12 1000e-12 800e-12
V0 Volts 0.131 0.131 0.131
I0 Amps 0.04e-3 0.04e-3 0.04e-3
region for veriﬁcation of no oscillatory behavior is between T ¸ 4:0 ¤ 104 until T=Nmax.
The simulation results for the veriﬁcation of Property 2 are shown in Figure 7. The dotted
line represents the output oscillation in the absence of noise, while the bold line represents
the output oscillation in the presence of noise and process variation. From the simulation
results, we notice that the tunnel diode produces a stable oscillation in the absence of noise.
However, in the bounded region from T ¸ 4:0 ¤ 104 until T = 10:0 ¤ 104, the oscillatory
behavior dies out in the presence of noise for all the process corners, thereby detecting a13
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Fig. 7: Property 2 Simulation Result
violation as shown in Figures 7(b), (c) and (d). This shows that the noise and process vari-
ation has an adverse effect on the performance of the design under veriﬁcation. Moreover,
we demonstrated that the oscillatory behavior which has been proved in [27] does not hold
under noisy and process variation conditions, thereby making our methodology robust in
detecting errors.14
4.2 Colpitts Oscillator
The circuit diagram for a MOS transistor based Colpitts oscillator is shown in Figure 8.
For the correct choice of component values the circuit will oscillate. This is due to the bias
current and negative resistance of the passive tank.
R+»1(t) L+»3(t)
C1+»2(t)
C2+»2(t)
Iss
Vg
Vc1
Vc2
Vdd
Fig. 8: Colpitts Oscillator
Forsimplicity,we assumethe noiseonly fromthe passiveelements, whilethe noisefrom
the MOS transistor is ignored. The ﬁrst step in noise analysis, is to identify and incorporate
the sources of noise as a stochastic process in the SDE. The simpliﬁed system of equations
that describe the behavior of the Colpitts oscillator is given by:
_ VC1 =
1:2 ¡ (VC1 + VC2)
RC
+
IL
C
¡
Ids
C
_ VC2 =
1:2 ¡ (VC1 + VC2)
RC
+
IL
C
¡
Iss
C
_ IL =
1:2 ¡ (VC1 + VC2)
L
(11)
where
Ids =
8
> > > > > > > <
> > > > > > > :
0 if VC2 > 0:3
K
W
L
((0:3 ¡ VC2)(VC1) ¡ 0:5(VC1)
2)if VC1 + VC2 < 0:3
K
W
L
(0:3 ¡ VC2)
2 if VC1 + VC2 ¸ 0:315
Property Observations
The property that we are interested in analyzing is whether for the given parameters and
initial conditions the circuit will oscillate? The simulation results in Figure 10 show the
variation of output voltages Vc1 and Vc2 with and without noise. The property that we
verify in this paper is the no oscillation for different circuit parameters shown in Table 4.
Table 4: Colpitts Oscillator Parameters
Parameter Slow Process Corner Nominal Process Corner Fast Process Corner
Sheet Resistance(Rsh)­=¤ 6.715 6.32 5.925
Resistance (R)­ 408 384 360
Inductor (L) H 3e-6 3e-6 3e-6
Capacitor (C1 = C2 = C) F 24e-12 20e-12 16e-12
Transconductance (K = 4 ¤ ISS=(V 2
m)) Amps=V olt2 0.0067 0.0100 0.0133
Vdd Volts 1.2 1.2 1.2
ISS Amps 100e-6 100e-6 100e-6
The behavior in question is stated as the bounded safety property, meaning for the given
simulation time step oscillation will not occurs if the current cannot exceed a certain thresh-
old. For the no oscillation property to be satisﬁed, the current through the inductor IL should
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Error
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Fig. 9: No Oscillation Property FSM
be bounded within[¡0:004;0:004]. If veriﬁed to true, the property is satisﬁed else a viola-
tion signal is enabled. The implementation of the assertion as an FSM for veriﬁcation of no
oscillation property is shown in Figure 9.
The FSM has four states namely, initialization; cycling; error and stop simulation. The
maximum simulation time, Nmax, and output violation are set in the initialization state. As
soon as the simulation starts, the FSM goes to the cycling state and remains until T · Nmax16
and there are no violations observed. If the inductor current crosses the bounded threshold,
the FSM asserts the violation signal and goes into the error state where it remains there till
T · Nmax and then goes to the stop simulation state.
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Fig. 10: Simulation Result of Colpitts Oscillator
From the simulation results, we notice that the Colpitts oscillator does not oscillate in the
absence of noise. However, for the slow, nominal and fast process corners in the bounded
region from T=5:8 ¤ 104 until T=10:0 ¤ 104, the variation in device parameter and addi-
tive noise in the inductive current equation has caused an increase in the inductive current,
thereby detecting violation at T=9:0¤104, T=8:9¤104 and T=5:9¤104 as shown in Figure 10
(b), respectively. This shows that the noise and process variation has an adverse effect on
the performance of the design under veriﬁcation.
4.3 Discussion
The above simulation results were derived for one particular set of Wiener process and for
0.18¹m process technology. The FSM for verifying the property of interest is constructed
using if-then-else MATLAB constructs. The methodology could be easily extended for other17
technologies by calculating device parameters based on process variation for slow, nominal
and fast process corners. The values of the Wiener process depends on the random number
generator of the system and so we may ﬁnd different sets of W1, W2 and W3 during each
simulation run. Therefore we conclude that, for this particular set of parameter values of W1,
W2 and W3 and initial conditions, the properties in the tunnel diode and Colpitts oscillators
are violated, but, we can get a different set of values for the Wiener processes for which
the property holds. Hence, the veriﬁcation has to be done for multiple trajectories before
concluding the correctness of the design.
5 Conclusion
In this paper, we have presented a practical assertion based veriﬁcation methodology for
noise and process variation in analog/RF designs. The approach is based on modeling the
noise using SDEs and numerically simulating, in MATLAB, the model with 0.18¹m fabrica-
tion process parameter variations, and monitor the property of interest in an online fashion,
thereby avoiding large simulation run-times. We have used the methodology to verify the
oscillatory behavior of a tunnel diode and Colpitts oscillator circuits. We showed that the
properties that are satisﬁed without noise, have failed in the presence of noise and process
variation, thereby proving that the proposed veriﬁcation environment is efﬁcient in ﬁnding
bugs. This process is much more reliable than manual (visual or textual) inspection of sim-
ulation traces which will cost lots of time.
Due to the statistical property of the noise, we plan to develop probabilistic monitors
based on Markov chains and incorporate process variations for monitoring noise. In Markov
chains, given the present state, future states are independent of the past states and will be
reached based on probabilistic process instead of a deterministic one. This allows us to re-
alize quantitative study of continuous systems. Our proposed approach currently is limited
to ﬁrst-order SDEs and we would like to investigate higher order designs such as ¢§ mod-
ulator and phase locked loops (PLL) that involve the use of second order SDEs with one-
dimensionalandmulti-dimensionalnoise.Wealsoneedtotestthefeasibilityofothernumer-
ical models such as Taylor approximation [22] for accuracy, speed and stability and decide
on the appropriate ones for practical applications. Therefore, we will be able to achieve a ro-
bust veriﬁcation environment capable of handling probabilistic and deterministic properties
of analog/RF designs in the presence of noise and process variation.
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